Relaxed Semantics of Concurrent Programs

G. Boudol, G. Petri and B. Serpette EXPRESS-SOS 2012

- shared memory concurrency aka multithreading = the concurrent programming model in mainstream programming languages (e.g. C/C++, JAVA), close to hardware multiprocessor architectures
- in shared memory multiprocessor (multicore) architectures, memory accesses may be reordered (also with optimizing compilers)
- there are behaviors of multithreaded programs that are not explained by the standard interleaving semantics

Formalization of such relaxed semantics?

An EXAMPLE

Initially S(p) = ff = S(q)

$$p := tt; \ r_0 := !q \quad \| \begin{array}{c} q := tt; \\ r_1 := !p \end{array}$$

Possible outcomes with the interleaving semantics:

$$S(r_0) = ff \& S(r_1) = tt$$

 $S(r_0) = tt \& S(r_1) = ff$
 $S(r_0) = tt \& S(r_1) = tt$

On most multiprocessor machines, one may also observe

$$S(r_0) = \mathbf{f} \quad \& \quad S(r_1) = \mathbf{f} \quad$$

The two threads are executed on different processors

- 1. the write p := tt is issued and put in a write buffer, but not yet performed on the shared memory
- 2. the read !q is performed, returning the value $f\!\!f$ from the shared memory
- **3.** the write q := tt is performed, then
- 4. the read !p is performed and returns ff from the shared memory, since the second processor does not see the write buffer of the first
- \rightarrow the write p := tt and the read !q appear to be reordered

ANOTHER (SIMILAR) EXAMPLE

Initially S(p) = ff = S(q)

$$\begin{array}{c} p := tt; \\ q := tt \end{array} \parallel \begin{array}{c} r_0 := !q; \\ r_1 := !p \end{array}$$

On some multiprocessor machines, one may observe the outcome

$$S(r_0) = tt \quad \& \quad S(r_1) = ff$$

Reordering of the writes p := tt and q := tt (conceptually: one write buffer per memory location), or of the reads !q and !p

Low level instructions to prevent reorderings: full fence, or weaker wr, ww, rr, rw, for instance

$$\begin{array}{ll} p := tt; & q := tt; \\ \mathsf{wr}; & \| \mathsf{wr}; \\ r_0 := !q \; (\mathbf{ff}) & r_1 := !p \; (\mathbf{ff}) \end{array}$$

is forbidden. However

$$p := tt; \qquad r_0 := !q; (tt)$$
ww;
$$\| \operatorname{rr};$$

$$q := tt \qquad r_1 := !p(ff)$$

is still possible (on some machines)

The IRIW (Independent Reads of Independent Writes) example:

$$p := tt \quad \| \quad q := tt \quad \| \quad r_0 := !p ; \quad (tt) \quad r_2 := !q ; \quad (tt)$$
$$\| \quad rr; \quad \| \quad rr; \quad rr;$$
$$r_1 := !q \quad (ff) \quad r_3 := !p \quad (ff)$$

A possible explanation: the write p := tt is issued and made visible to the third thread, but not to the fourth (the previous example is similar). Notice: no reordering

Relaxed Memory Models

According to Adve & Gharachorloo (Tutorial, 1996):

memory model = reordering, i.e. relaxation of program order, for memory accesses (write/read) + write visibility + means to maintain program order in some cases

(memory barriers, acquire/release...)

Some examples:

- ► TSO: relaxing write/read + read-own-write-early
- ► PSO: TSO + write/write relaxation
- ► RMO: PSO + read/write + read/read relaxations
- ► PowerPC: RMO + read-others'-write-early

- axiomatic: an execution is a set of memory events, connected by various relations (po, rf, co... + various dependencies: data, addr, ctrl...), subject to a number of axioms. Given a set of events, one tentatively sets relations between them and checks if the axioms are satisfied
- operational: an abstract machine with transitions from configurations (shared memory, threads, interconnection structure – write buffers, caches...) to configurations. Rules to non-deterministically choose the next step

Syntax – a call by value, imperative λ -calculus:

$$p, q, r \dots \in \mathcal{P} \qquad pointers$$

$$b \in \mathcal{B} \qquad barriers$$

$$v, w \dots ::= p \mid x \mid \lambda xe \mid () \mid \cdots \qquad values$$

$$e ::= v \mid (ve) \qquad expressions$$

$$\mid (!v) \mid (v := w) \mid b \mid \cdots$$

Evaluation contexts

$$\mathbf{E} ::= [] \mid (v\mathbf{E})$$

Recall:

$$e_0$$
; $e_1 =_{def} (\lambda x e_1 e_0) = (\lambda x e_1[e_0])$

(where x is not free in e_1)

CONFIGURATIONS

(S,σ,T) where

- ► S, the shared memory, is a mapping from a finite set of pointers to closed values
- T, the thread system, is a mapping from a finite set of thread identifiers $\{t_1, \ldots, t_n\}$ to expressions, witten

$$(t_1, e_1) \parallel \cdots \parallel (t_n, e_n)$$

• σ is the temporary store, a sequence $(t_{i_1}, \mu_1) \cdots (t_{i_k}, \mu_k)$ of pending memory operations μ_1, \ldots, μ_k issued by the threads t_{i_1}, \ldots, t_{i_k} , but not yet "globally performed" (i.e. not yet touching the memory). An abtraction of the interconnection structure between processors and the shared memory

$$\mu ::= (v := w)^W \mid !^x v \mid b$$

- write operations $(v := w)^W$ where v is the location to update (either a pointer or a variable, if not yet determined), w the new value, W is the visibility of the write, a set of thread identifiers
- read operations !^xv where v is the location to read and x the place-holder for the value in the thread that reads (and in subsequent memory operations)

TRANSITIONS

(1/3)

From the threads:

$$\frac{(\sigma, (t, e)) \to (\sigma', (t', e'))}{(S, \sigma, (t, e) \parallel T) \xrightarrow{\mathcal{M}} (S, \sigma', (t', e') \parallel T)}$$

where

$$\begin{aligned} (\sigma, (t, \mathbf{E}[(\lambda x e v)])) &\to (\sigma, (t, \mathbf{E}[\{x \mapsto v\}e])) \\ (\sigma, (t, \mathbf{E}[(!v)])) &\to (\sigma \cdot (t, !^{x}v), (t, \mathbf{E}[x])) & x \text{ fresh} \\ (\sigma, (t, \mathbf{E}[(v := w)])) &\to (\sigma \cdot (t, (v := w)^{\emptyset}), (t, \mathbf{E}[()])) \\ (\sigma, (t, \mathbf{E}[b])])) &\to (\sigma \cdot (t, b), (t, \mathbf{E}[()])) \end{aligned}$$

$\mathcal{M}=(`\exists,\mathcal{W})$ where

- ▶ 1, the commutability predicate, relates temporary stores σ with pending memory operations (t, μ) . If σ 1 (t, μ) then μ may be immediately performed, overtaking the operations in σ allowing reorderings/relaxations of the program order
- ► W, the write grain, is a set of sets of thread identifiers the allowed visibilities

subject to some requirements, e.g. $\varepsilon \, \uparrow \, (t,\mu)$ i.e. the empty temporary store allows any memory operation to be performed, $\emptyset \in \mathcal{W}, \ldots$

TRANSITIONS

From the temporary store:

$$(S,\sigma) \hookrightarrow (S',\sigma',\mathsf{Sub}) \implies (S,\sigma,T) \xrightarrow{\mathcal{M}} (S',\mathsf{Sub}(\sigma',T))$$

where

$$(S,\sigma) \hookrightarrow (S,\sigma_{0} \cdot \sigma_{1}, \{x \mapsto v\}) \qquad read$$

$$if \quad \sigma = \sigma_{0} \cdot (t, !^{x}p) \cdot \sigma_{1} \&$$

$$\sigma_{0} \stackrel{\uparrow}{} (t, !^{x}p) \& S(p) = v$$

$$(S,\sigma) \hookrightarrow (S[p := v], \sigma_{0} \cdot \sigma_{1}, \emptyset) \qquad write$$

$$if \quad \sigma = \sigma_{0} \cdot (t, (p := v)^{W}) \cdot \sigma_{1} \&$$

$$\sigma_{0} \stackrel{\uparrow}{} (t, (p := v)^{W}) \& v \text{ closed}$$

(2/3)

TRANSITIONS

$$\begin{array}{rcl} (S,\sigma) & \hookrightarrow & (S,\sigma_0 \cdot \sigma_1, \emptyset) & barrier \\ & if & \sigma = \sigma_0 \cdot (t,b) \cdot \sigma_1 \And \sigma_0 \urcorner (t,b) \\ (S,\sigma) & \hookrightarrow & (S,\sigma_0 \cdot (t,(v:=w)^{W'}) \cdot \sigma_1, \emptyset) & write \ early \\ & if & \sigma = \sigma_0 \cdot (t,(v:=w)^W) \cdot \sigma_1 \And \\ & t \in W' \And W \subset W' \in \mathcal{W} \\ \end{array}$$

$$\begin{array}{rcl} (S,\sigma) & \hookrightarrow & (S,\sigma_0 \cdot \sigma_1, \{x \mapsto w\}) & read \ early \\ & if & \sigma = \sigma_0 \cdot (t, !^x v) \cdot \sigma_1 \And \\ & \sigma_0 = \delta_0 \cdot (t', (v:=w)^W) \cdot \delta_1 \And \\ & t \in W \And \delta_1 \urcorner (t, !^x v) \And \delta_0 \urcorner^{\mathcal{B}} (t, !^x v) \end{array}$$

(3/3)

Memory Models: Requirements

The commutability predicate should not be so relaxed that the semantics of sequential programs could be broken. Then 1 must satisfy

$$(t,\mu) \blacktriangleleft (t',\mu) \implies \forall \sigma, \sigma'. \neg \big(\sigma \cdot (t,\mu) \cdot \sigma' \dashv (t',\mu') \big)$$

where the precedence relation \blacktriangleleft is inductively given by

$$\begin{array}{l} v \approx v' \& \\ t' \in \{t\} \cup W \end{array} \} \implies \begin{cases} (t, (v := w)^W) \blacktriangleleft (t', !^x v') \& \\ (t, (v := w)^W) \blacktriangle (t', (v' := w')^{W'}) \end{cases} \\ v \approx v' \implies (t, !^x v) \blacktriangleleft (t, (v' := w)^W) \end{cases}$$

where

$$v \approx v' \quad \Leftrightarrow_{\text{def}} \quad v = v' \text{ or } v \in \mathcal{V}ar \text{ or } v' \in \mathcal{V}ar$$

$$p := tt;$$

$$r_0 := !q (ff) \quad \| \begin{array}{c} q := tt; \\ r_1 := !p (ff) \end{array}$$

The initial configuration may evolve into

$$(S, (t_0, (p := tt)^{\emptyset}) \cdot (t_0, !^x q), (t_0, (r_0 := x)) || (t_1, e_1))$$

With the relaxation of the write/read order:

$$(t_0, (p := tt)^{\emptyset}) \quad (t_0, !^x q)$$

thus $!^{x}q$ can be performed, returning $\{x \mapsto ff\}$. Then e_{1} is executed: the write $(q := tt)^{\emptyset}$ commutes with $(p := tt)^{\emptyset}$, as well as the read $!^{y}p$ (which does not see this write), and finally $(p := tt)^{\emptyset}$ is performed

Memory Barriers: Semantics

By means of the commutability predicate:

$$\begin{array}{cccc} (t, (v := w)^W) & \blacktriangleleft & (t, \mathsf{ww}) & \blacktriangleleft & (t, (v' := w')^{W'}) \\ (t, (v := w)^W) & \blacktriangleleft & (t, \mathsf{wr}) & \blacktriangleleft & (t, (!^x v')) \\ & & \vdots \end{array}$$

Notice: same thread

Global barrier: **sync** is a **ww**, **wr**, **rw** and **rr** (local) barrier, plus sees the writes from other threads:

$$t' \in W \implies (t, (v := w)^W) \blacktriangleleft (t', \operatorname{sync})$$

Example 2

$$p := tt; \qquad r_0 := !q; (tt)$$
ww;
$$\| \operatorname{rr};$$

$$q := tt \qquad r_1 := !p(ff)$$

From the temporary store

$$(t_0, (p := tt)^{\emptyset}) \cdot (t_0, \mathsf{ww}) \cdot (t_0, (q := tt)^{\emptyset})$$

the visibility of the last write is extended to the second thread:

$$(t_0, (p := tt)^{\emptyset}) \cdot (t_0, \mathsf{ww}) \cdot (t_0, (q := tt)^{\{t_0, t_1\}})$$

Then t_1 proceeds: $!^x q$ returns $\{x \mapsto tt\}$ from the temporary store, the barrier **rr** vanishes, and $!^y p$ returns $\{y \mapsto ff\}$ from the shared memory. Replacing **rr** with **sync** prevents this behavior

In the PAPER

 a more refined abstract machine to deal with the (subtle) lwsync barrier (PowerPC)

 $\sigma \stackrel{{}_{\frown}}{} (t,\mu) \neq \forall (t',\mu') \text{ in } \sigma. \neg ((t',\mu') \blacktriangleleft (t,\mu))$

• extension with speculation – branch prediction: from a conditional branching (if v then e_0 else e_1) one issues a prediction [v = tt] or [v = ff] in the temporary store. A correct prediction [v = v] vanishes, while a prediction blocks memory updates:

$$(t, [v = w]) \blacktriangleleft (t, (v' := w')^W)$$

a software simulator that allows us to run a (large) number of litmus tests, despite state explosion – trying to explore these without the simulator is highly error prone!